Test yield and quality analysis models of chips
Chung Huang Yeh & Jwu E Chen
